Talnexa
.
Вакансии
Направления
Личный кабинет
Анализ резюме
Письма
Мэтчинг
Pro ✦
RU
EN
Войти
Все вакансии
Технология
Вакансии uvm
11 вакансий с тегом «uvm»
CS
Cerebras Systems
Middle
Design Verification Engineer
Office
·
Sunnyvale, CA
SystemVerilog
DPI
UVM
$15,850–$19,150
USD · MONTH · 1d
→
CS
Cerebras Systems
Senior
Design Verification Engineer
Office
·
Sunnyvale, CA
SystemVerilog
UVM
DPI
$20,850–$25,000
USD · MONTH · 1d
→
CS
Cerebras Systems
Senior
Design Verification Engineer
Office
·
Sunnyvale, CA
SystemVerilog
UVM
DPI
$18,750–$22,500
USD · MONTH · 1d
→
O
openai
Middle
Design Verification Engineer
San Francisco
SystemVerilog
UVM
VCS
1d
→
A
anthropic
Research Engineer
Hybrid
·
San Francisco, CA
Reinforcement Learning
RTL
ASIC
$41,650–$70,850
USD · MONTH · 5d
→
G
Graphcore
Lead
Director
Bristol
SystemVerilog
Python
C++
1w
→
G
Graphcore
Lead
Silicon Verification Engineer
Office
·
Bengaluru
SystemVerilog
Python
C++
1w
→
J
jobgether
Middle
FPGA Engineer
Remote
·
India
Verilog
SystemVerilog
VHDL
$100,000–$166,650
USD · MONTH · 2w
→
G
Graphcore
Senior
Silicon Verification Engineer
Office
·
Bengaluru
SystemVerilog
Python
C++
2w
→
J
jobgether
Senior
ASIC Design Verification Engineer
Remote
·
Canada
Verilog
SystemVerilog
UVM
3w
→
G
graphcore
Senior
Silicon Verification Engineer
Bristol, UK; Cambridge, UK
UVM
SVA
SystemVerilog
4w
→
Смотреть все вакансии с поиском по тегу →